EM side channels on multicore CPUs, with per-core leakage mapped on a SoC and a Pi 4. Because one core wasn't enough.